FPGA/HDLBits

Simple circuit B (Mt2015 q4b)

장영현 2023. 6. 12. 15:20
728x90

Problem Statement

Taken from 2015 midterm question 4

Circuit B can be described by the following simulation waveform:

 

module top_module ( input x, input y, output z );
	assign z = x ^~y; //xnor gate
endmodule