FPGA/HDLBits
Zero
장영현
2023. 6. 8. 22:38
728x90
Problem Statement
Build a circuit with no inputs and one output that outputs a constant 0
module top_module(
output zero
);// Module body starts after semicolon
assign zero = 1'b0;
endmodule