FPGA/HDLBits

Wire (Exams/m2014 q4h)

장영현 2023. 6. 12. 09:15
728x90

Problem Statement

Implement the following circuit:

module top_module (
    input in,
    output out);
	assign out = in;
endmodule