FPGA/HDLBits

GND (Exams/m2014 q4i)

장영현 2023. 6. 12. 09:18
728x90

Problem Statement

Implement the following circuit:

module top_module (
    output out);
	assign out = 1'b0;
endmodule