Vector100r

2023. 6. 20. 00:36FPGA/HDLBits

728x90

Problem Statement

Given a 100-bit input vector [99:0], reverse its bit ordering.

module top_module( 
    input [99:0] in,
    output [99:0] out
);
    integer i;
    always @(*) begin
        for(i = 0; i < 100; i++) begin
            out[99-i] = in[i];
        end
    end

endmodule

 

 

'FPGA > HDLBits' 카테고리의 다른 글

Tb/clock  (0) 2023.06.20
Popcount255  (0) 2023.06.20
Gates100  (0) 2023.06.20
Bugs case  (0) 2023.06.20
Exams/ece241 2013 q7  (0) 2023.06.19