Count10

2023. 6. 20. 11:18FPGA/HDLBits

728x90

Problem Statement

Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0.

module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output [3:0] q);

    always @(posedge clk) begin
        if(reset)
            q = 0;
        else begin
            q = q + 1;
            if(q == 4'ha)
            q = 0;
        end
    end
endmodule

 

'FPGA > HDLBits' 카테고리의 다른 글

Countslow  (0) 2023.06.20
Count1to10  (0) 2023.06.20
Count15  (0) 2023.06.20
Tb/tff  (0) 2023.06.20
Tb/tb2  (0) 2023.06.20