Module pos

2023. 6. 9. 01:48FPGA/HDLBits

728x90

Problem Statement

This problem is similar to the previous one (module). You are given a module named mod_a that has 2 outputs and 4 inputs, in that order. You must connect the 6 ports by position to your top-level module's ports out1, out2, a, b, c, and d, in that order.

You are given the following module:

module mod_a ( output, output, input, input, input, input );

 

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);
    mod_a instance1 (
        out1,
        out2,
        a,
        b,
        c,
        d
         );
endmodule

'FPGA > HDLBits' 카테고리의 다른 글

Module shift  (0) 2023.06.10
Module name  (0) 2023.06.09
Module  (0) 2023.06.09
Vector5  (0) 2023.06.09
Vector4  (0) 2023.06.09