Truthtable1

2023. 6. 12. 15:13FPGA/HDLBits

728x90

Problem Statement

Create a combinational circuit that implements the above truth table.

module top_module( 
    input x3,
    input x2,
    input x1,  // three inputs
    output f   // one output
);
    assign f = (!x1 & x2 & !x3)||(x1 & x2 & !x3)||(x1 & !x2 & x3)||(x1 & x2 & x3);
endmodule

'FPGA > HDLBits' 카테고리의 다른 글

Simple circuit A (Mt2015 q4a)  (0) 2023.06.12
Two-bit equality (Mt2015 eq2)  (0) 2023.06.12
7420  (0) 2023.06.12
More logic gates (Gates)  (0) 2023.06.12
Two gates (Exams/m2014 q4g)  (0) 2023.06.12