Two gates (Exams/m2014 q4g)

Problem Statement

Implement the following circuit:

module top_module (
    input in1,
    input in2,
    input in3,
    output out);
    assign out = (!(in1 ^ in2)) ^ ^ in3;
endmodule