Another gate (Exams/m2014 q4f)

Problem Statement

Implement the following circuit:

module top_module (
    input in1,
    input in2,
    output out);
    assign out = in1 & (!in2);
endmodule