Mux9to1v

2023. 6. 12. 17:39FPGA/HDLBits

728x90

Problem Statement

Create a 16-bit wide, 9-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc. For the unused cases (sel=9 to 15), set all output bits to '1'.

module top_module( 
    input [15:0] a, b, c, d, e, f, g, h, i,
    input [3:0] sel,
    output [15:0] out );
	
    reg data;
    
    always @(*) begin
        case (sel)
			4'h0: out = a;
			4'h1: out = b;
			4'h2: out = c;
			4'h3: out = d;
			4'h4: out = e;
			4'h5: out = f;
			4'h6: out = g;
			4'h7: out = h;
			4'h8: out = i;
            default:out=16'hffff;
        endcase
    end  
           
endmodule

'FPGA > HDLBits' 카테고리의 다른 글

Mux256to1v  (0) 2023.06.12
Mux256to1  (0) 2023.06.12
Mux2to1v  (0) 2023.06.12
Mux2to1  (0) 2023.06.12
Popcount3  (0) 2023.06.12