Sim/circuit8

2023. 6. 28. 14:19FPGA/HDLBits

728x90

This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.

module top_module (
    input clock,
    input a,
    output p,
    output q );
	
    always @(*) begin
        if(clock)
            p = a;
    end
    
    always @(negedge clock) begin
    	q <= a;
    end
endmodule

 

'FPGA > HDLBits' 카테고리의 다른 글

Countbcd  (0) 2023.06.28
Shift4  (0) 2023.06.28
Fsm3s  (0) 2023.06.28
Fsm3  (0) 2023.06.28
Fsm3onehot  (0) 2023.06.28