Lfsr32

2023. 6. 28. 16:08FPGA/HDLBits

728x90

See Lfsr5 for explanations.

Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1.

module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 
    always @(posedge clk) begin
        if(reset)
            q <= 32'b1;
        else 
            q <= {1'b0^q[0],q[31:23],q[22]^q[0],q[21:3],q[2]^q[0],q[1]^q[0]};
    end
endmodule

 

'FPGA > HDLBits' 카테고리의 다른 글

Exams/2014 q4b  (0) 2023.06.28
Countbcd  (0) 2023.06.28
Shift4  (0) 2023.06.28
Sim/circuit8  (0) 2023.06.28
Fsm3s  (0) 2023.06.28